



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/501,522

07/16/2004

Naoshi Adachi

ABE-025

4666

7590

08/01/2006

Kubovcik & Kubovcik  
The Farragut Building  
Suite 710  
900 17th Street NW  
Washington, DC 20006

EXAMINER

ISAAC, STANETTA D

ART UNIT

PAPER NUMBER

2812

DATE MAILED: 08/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/501,522

Applicant(s)

ADACHI ET AL.

Examiner

Stanetta D. Isaac

Art Unit

2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 27 April 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 16-18 and 20-26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 16-18 and 20-26 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 16 July 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☒ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

  
LYNNE A. GURLEY

PRIMARY PATENT EXAMINER  
TC 2800, AU 2812

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### DETAILED ACTION

This Office Action is in response to the amendment filed on 4/27/06. Currently, claims 16-18 and 20-26 are pending.

#### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 16, 18, 21 and 22 are rejected under 35 U.S.C. 102(e) as being anticipated by Lim et al., US Patent 6,613,652.

Lim discloses the semiconductor method as claimed. See figures 1-6C, and corresponding text, where Lim teaches, pertaining to claim 16, a bonded SOI substrate comprising: a SOI layer **10** in which a device is to be formed (figure 2B; col. 4, lines 20-27); and a supporting substrate wafer **200** for supporting said SOI layer, said SOI layer and said supporting substrate wafer having been bonded to each other with an insulation layer **210** interposed therebetween, in which said insulation layer comprises an insulating film formed on an entire surface of an active substrate forming the SOI layer and/or on an entire surface of said supporting substrate, and a plurality of cavities **16** defined by different heights, said cavities having an opening area having a circular, elliptical, triangular, rectangular or other polygonal shape in plan view (figure 4B; col. 5, lines 1-3 and 9-12).

Lim teaches, pertaining to claim 18, a manufacturing method of a bonded SOI substrate, comprising: a recessed portion **15** forming step for forming a recessed portion having an opening area having a circular, elliptical, triangular, rectangular, or other polygonal shape in plan view in a surface of an active layer wafer and/or in a surface of a supporting substrate wafer (figures 2B and 4B; col. 4, lines 20-27); a bonding step for forming an insulation film **210** on an entire surface of an active substrate and/or on an entire surface of said supporting substrate **200**, and bonding said active layer wafer and said supporting substrate wafer **200** to each other with said surface(s) having said recessed portion(s) formed therein serving as bonding surface(s) thereby form a cavity **16** (figure 4B; col. 5, lines 9-12); and a thinning step for thinning said active layer wafer of said bonded wafers to thereby form a SOI layer, wherein in said recessed portion forming step, a plurality of recessed portions having varied depth is formed in said surface of said active layer wafer and/or in said surface of said supporting substrate wafer (figure 5; col. 5, lines 1-3 and 13-21).

Lim teaches, pertaining to claim 21, in which said thinning step includes a step of grinding and polishing of said active layer wafer after having been bonded together (col. 5, lines 18-21).

Lim teaches, pertaining to claim 22, further comprising a step for performing an ion implantation to a location in a specified depth in said active layer wafer, wherein said thinning step includes, in the course of a heat treatment following to said bonding step, a step for separating a surface side of said active layer wafer from said ion-implanted region (col. 5, lines 18-21, SMART CUT).

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lim et al., US Patent 6,613,652.

Lim discloses the semiconductor method substantially as claimed. See preceding rejection of claims 16, 18, 21 and 22 under 35 U.S.C. 102(e).

However, Lim fails to show, Lim pertaining to claim 20, in which said bonding step is carried out in a vacuum atmosphere or under a vacuum condition.

Lim teaches, a bonding step of the SOI layer and the supporting substrate (figure 4B; col. 5, lines 9-12).

It would have been obvious to one of ordinary skill in the art to substitute, in which said bonding step is carried out in a vacuum atmosphere or under a vacuum condition, in the method of Lim, pertaining to claim 20, according to the teachings of Lim, with the motivation that, Lim teaches bonding the SOI layer and supporting substrate to form an SOI substrate. Therefore, forming the SOI substrate that is carried out in a vacuum atmosphere or under a vacuum condition would prove to be equivalent, since ultimately the goal is to create an SOI substrate for a semiconductor device.

Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lim et al., US Patent 6,613,652 in view of Hsu US Patent 6,114,197.

Lim discloses the semiconductor device substantially as claimed. See preceding rejection of claims 16, 18, 21 and 22 under 35 U.S.C. 102(e). In addition, Lim shows, pertaining to claim 17, said bonded SOI substrate comprising: a SOI layer **10** in which a device is to be formed (figure 2B; col. 4, lines 20-27); and a supporting substrate wafer **200** for supporting said SOI layer (figure 4B; col. 5, lines 1-3 and 9-12), said SOI layer and said supporting substrate wafer having been bonded to each other with an insulation layer **210** interposed therebetween (figure 4B; col. 5, lines 1-3 and 9-12).

However Lim fails to show, pertaining to claim 17, in which said SOI layer has varied thickness over a plane thereof.

Hsu teaches, a similar device in which includes the SOI layers to have varied thickness over a plane thereof (figure 3, col. 3, lines 1-10).

It would have been obvious to one of ordinary skill in the art to substitute, the step of the SOI layer having varied thickness over a plane thereof, in the method of Lim, pertaining to claim 17, according to the teachings of Hsu, with the motivation that, by varying the thicknesses of the SOI layers, the surface area of the substrate can be controlled and, as a result, improve the quality of integrated circuits for semiconductor devices.

Claims 23-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsu Patent 6,114,197 in view of Lim US Patent 6,613,652.

Hsu discloses the semiconductor device substantially as claimed. See figures 1-6, and corresponding text, where Hsu shows, pertaining to claim 23, a semiconductor device comprising a bonded SOI substrate **10** in which a SOI layer having varied thickness is formed over a plane thereof (figures 2-3; col. 2, lines 57-64; col. 3, lines 1-10; col. 4, lines 1-5), wherein a functional block defined by a CMOS logic **18** is formed in the thinnest region of said SOI layer and a memory functional block and/or an analog block are formed in the other regions of said SOI layer (figure 6; col. 3, lines 50-60). In addition, Hsu shows, pertaining to claim 24, in which a basic unit block of the CMOS logic is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60). Also, Hsu shows, pertaining to claim 25, in which a unit transistor is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60). Finally, Hsu shows, pertaining to claim 26, in which a channel of a unit transistor is formed in the thinnest region of said SOI layer (figure 6; col. 3, lines 50-60).

However, Hsu fails to show, pertaining to claim 23, the step of a cavity having an opening area having a circular, elliptical, triangular, rectangular or other polygonal shape in plan view is formed at the bonding interface between said SOI layer and said substrate.

Lim teaches, the formation of cavities within a silicon substrate (figure 4B; col. 5, lines 9-12).

It would have been obvious to one of ordinary skill in the art to substitute, the step of a cavity being formed at the bonding interface between said SOI layer and said substrate, in the method of Hsu, pertaining to claim 23, according to the teachings of Lim, with the motivation that, by forming air gaps between the insulating layer and the first substrate, an advantage would

be an increased in the efficiency of heat dissipation required for semiconductor devices, resulting in a more reliable semiconductor device.

### ***Response to Arguments***

Applicant's arguments with respect to claims 16-18 and 20-26 have been considered but are moot in view of the new ground(s) of rejection.

### ***Conclusion***

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a).

Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.




Art Unit: 2812

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stanetta Isaac  
Patent Examiner  
July 12, 2006

  
**LYNNE A. GURLEY**  
**PRIMARY PATENT EXAMINER**  
**TC 2800, AU 2812**